138 Ic Design Engineer jobs in Singapore
IC Design Engineer
Posted today
Job Viewed
Job Description
This role focuses on the creation of digital semiconductor integrated circuits.
Description:Responsibilities include collaborating with system engineers to optimize SoC architecture and providing feedback on design improvements. Additionally, you will work on SoC integration, develop system blocks such as power management, clock/reset, system register, test control, and PinMux, and collaborate with synthesis and back-end engineers to optimize designs.
Requirements:- A bachelor's or master's degree in electronic engineering with experience in ASIC design.
- Familiarity with the ASIC design flow.
- Experience in RTL coding and debugging at both RTL and gate levels.
- Understanding of DFT, timing, and power requirements.
- Proficiency in UNIX/Linux environments and scripting.
- Strong analytical and problem-solving skills.
- Good communication and interpersonal skills.
- Familiarity with mixed-signal design is a plus.
We are seeking an exceptional engineer who can contribute to our team's success.
Sr/ IC Design Engineer
Posted today
Job Viewed
Job Description
- Develop and Review Test Plan based on IC design specification
- Develop constrained-Random verification environment for complex DUT
- Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance
- Implement coverage matrix using cover point and assertion
- Create and debug tests for DUT
- Resolve bugs with remote designers
- Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering with 1 year or more experience
- Hands-on experience in Silicon/ IP verification using SystemVerilog/ UVM
- Strong understanding of verification process from test plan to coverage completion
- Strong communication and Analytical skills
- Understanding of HDL (Verilog, VHDL)
- Experience in using leading EDA software tools like Cadence/ Synopsys
EA Licence No: 13C6655
EA Reg No: R Rose
Sr/ IC Design Engineer
Posted today
Job Viewed
Job Description
- Design and Develop ICs using leading EDA software; work on RTL to GDS, including synthesis, layout, floor planning, placement, clock tree insertion and routing.
- Responsible for GDS validation like DRC/LVS, timing closure sign-off, scan, validation etc.
- Design, implement and maintain synthesis, DFT and Static Timing Analysis scripts using best-in-class methodologies.
- Work closely with other groups like Analog Design, Systems, Applications and Production in determining architecture and specification of the products.
- Bachelor/Masters Degree in Electronics/Electrical/Computer Engineering with min 1 year experience
- Good experience and knowledge in design flow from Netlist to GDS, Synthesis, layout, Floor Planning, route , STA, CTS, RC Extraction and correlation
- Static timing analysis, power and noise analysis and back-end verification across multiple projects.
- Proficient with backend design EDA tools, Synopsys ICC2 preferred
- Successfully track records of taping out complex SOC
- Working knowledge of deep sub-micron routing issues as they relate to power and timing.
- Proficiency using Perl and TCL
- Self-motivated team worker, good verbal and written communication skills
Sr/ IC Design Engineer
Posted today
Job Viewed
Job Description
- Develop and Review Test Plan based on IC design specification
- Develop constrained-Random verification environment for complex DUT
- Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance
- Implement coverage matrix using cover point and assertion
- Create and debug tests for DUT
- Resolve bugs with remote designers
- Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering with min 1 year of experience
- Hands-on experience in Silicon/ IP verification using SystemVerilog/ UVM
- Strong understanding of verification process from test plan to coverage completion
- Strong communication and Analytical skills
- Understanding of HDL (Verilog, VHDL)
- Experience in using leading EDA software tools like Cadence/ Synopsys
Sr/ IC Design Engineer
Posted today
Job Viewed
Job Description
Job Description
- Design and Develop ICs using leading EDA software; work on RTL to GDS, including synthesis, layout, floor planning, placement, clock tree insertion and routing.
- Responsible for GDS validation like DRC/LVS, timing closure sign-off, scan, validation etc.
- Design, implement and maintain synthesis, DFT and Static Timing Analysis scripts using best-in-class methodologies.
- Work closely with other groups like Analog Design, Systems, Applications and Production in determining architecture and specification of the products.
Job Requirements
- Bachelor/Masters Degree in Electronics/Electrical/Computer Engineering with 1 year or more experience
- Good experience and knowledge in design flow from Netlist to GDS, Synthesis, layout, Floor Planning, route , STA, CTS, RC Extraction and correlation
- Static timing analysis, power and noise analysis and back-end verification across multiple projects.
- Proficient with backend design EDA tools, Synopsys ICC2 preferred
- Successfully track records of taping out complex SOC
- Working knowledge of deep sub-micron routing issues as they relate to power and timing.
- Proficiency using Perl and TCL
- Self-motivated team worker, good verbal and written communication skills
Ethos Search Associates
EA Licence No: 13C6655
EA Reg No: R Rose
Static Timing Analysis
Timing Closure
Analytical Skills
Floorplanning
EDA
UVM
IP
SoC
scripting language
Cadence
ASIC
RTL Synthesis
Debugging
IC
Physical Design
Verilog
Silicon
Sr/ IC Design Engineer
Posted today
Job Viewed
Job Description
Job Descriptions
- Develop and Review Test Plan based on IC design specification
- Develop constrained-Random verification environment for complex DUT
- Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance
- Implement coverage matrix using cover point and assertion
- Create and debug tests for DUT
- Resolve bugs with remote designers
Requirements
- Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering with min 1 year of experience
- Hands-on experience in Silicon/ IP verification using SystemVerilog/ UVM
- Strong understanding of verification process from test plan to coverage completion
- Strong communication and Analytical skills
- Understanding of HDL (Verilog, VHDL)
- Experience in using leading EDA software tools like Cadence/ Synopsys
design verification
Analytical Skills
develop test cases
Synopsys Tools
Digital IC Design
EDA
UVM
IP
SoC
SystemVerilog
Cadence
ASIC
Debugging
IC
Verilog
Silicon
Analog IC Design Engineer
Posted today
Job Viewed
Job Description
Responsibilities:
- Lead the analog development of either DDR or PLL (any one), collaborating with other departments to complete the full IP development cycle.
- Support the mass production and debugging of the assigned IP.
- Participate in the development of other SerDes IPs and coordinate related product activities.
- Master's degree or above in Electronic Engineering or Microelectronics, with over 5 years of experience in analog design;
- At least 3 years of hands-on experience in DDR or PLL design;
- Capable of independently managing projects with solid tape-out experience.
- Experience with FinFET process is preferred.
- Proactive, detail-oriented, responsible, with a positive work attitude and good communication skills;
- A strong team player;
Flamingo Recruitment Pte Ltd
EA License : 21C0588
Tell employers what skills you haveChip validation
Analog Signal Processing
System on Chip
Analog
Semiconductor Industry
CHIP-8
Analog Circuits
Analog Design
Good Communication Skills
Microchip PIC
IP
Team Player
Civil Engineering
Assembly
Debugging
Semiconductor Process
Layout
System On a Chip
Be The First To Know
About the latest Ic design engineer Jobs in Singapore !
Sr/ IC Design Engineer
Posted today
Job Viewed
Job Description
Job Descriptions
- Develop and Review Test Plan based on IC design specification
- Develop constrained-Random verification environment for complex DUT
- Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance
- Implement coverage matrix using cover point and assertion
- Create and debug tests for DUT
- Resolve bugs with remote designers
Requirements
- Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering with 1 year or more experience
- Hands-on experience in Silicon/ IP verification using SystemVerilog/ UVM
- Strong understanding of verification process from test plan to coverage completion
- Strong communication and Analytical skills
- Understanding of HDL (Verilog, VHDL)
- Experience in using leading EDA software tools like Cadence/ Synopsys
Ethos Search Associates Pte. Ltd.
EA Licence No: 13C6655
EA Reg No: R Rose
design verification
Analytical Skills
Synopsys Tools
Digital IC Design
Test Cases
EDA
UVM
IP
SoC
SystemVerilog
Semiconductors
Semiconductor Device
Cadence
Functional Verification
ASIC
Electronic design automation (EDA)
Test Development
Debugging
IC
Verilog
Sr/ IC Design Engineer
Posted today
Job Viewed
Job Description
- Develop and Review Test Plan based on IC design specification
- Develop constrained-Random verification environment for complex DUT
- Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance
- Implement coverage matrix using cover point and assertion
- Create and debug tests for DUT
- Resolve bugs with remote designers Requirements
- Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering with 1 year or more experience
- Hands-on experience in Silicon/ IP verification using SystemVerilog/ UVM
- Strong understanding of verification process from test plan to coverage completion
- Strong communication and Analytical skills
- Understanding of HDL (Verilog, VHDL)
- Experience in using leading EDA software tools like Cadence/ Synopsys
EA Licence No: 13C6655
EA Reg No: R Rose
Analog IC Design Engineer
Posted 10 days ago
Job Viewed
Job Description
- Lead the analog development of either DDR or PLL (any one), collaborating with other departments to complete the full IP development cycle.
- Support the mass production and debugging of the assigned IP.
- Participate in the development of other SerDes IPs and coordinate related product activities.
- Master’s degree or above in Electronic Engineering or Microelectronics, with over 5 years of experience in analog design;
- At least 3 years of hands-on experience in DDR or PLL design;
- Capable of independently managing projects with solid tape-out experience.
- Experience with FinFET process is preferred.
- Proactive, detail-oriented, responsible, with a positive work attitude and good communication skills;
- A strong team player;
Flamingo Recruitment Pte Ltd
EA License : 21C0588