1,162 Power Management Ics jobs in Singapore

Analog Design Engineer

Singapore, Singapore FOCALTRANS PTE. LTD.

Posted today

Job Viewed

Tap Again To Close

Job Description

Job Responsibilities:

1. Lead the analog design and development of either DDR or PLL IP (select one focus area), and collaborate with cross-functional teams to complete the full IP development cycle.

2. Provide support for mass production and debugging of the assigned IP.

3. Participate in the development of other SerDes-related IPs and coordinate tasks related to product integration.

Requirements:

1. Master's degree or above in Electrical Engineering, Microelectronics, or a related field; minimum 5 years of experience in analog circuit design.

2. At least 3 years of hands-on experience specializing in DDR or PLL design, with proven ability to lead projects independently and substantial tape-out experience.

3. Experience with FINFET processes is a strong advantage.

4. Proactive, detail-oriented, responsible, with a positive work attitude and strong communication skills; team player with a collaborative mindset.
This advertiser has chosen not to accept applicants from your region.

Analog Design Engineer

Singapore, Singapore CURIOUS TEK PTE. LTD.

Posted today

Job Viewed

Tap Again To Close

Job Description

Roles & Responsibilities

Job Responsibilities:

· Design and implementation of mixed signal CMOS IP. Development cycle including circuit design, simulation, modeling, verification and bench characterization.

· Management products utilizing leading edge sub-micron CMOS technologies, e.g., 5/6nm

· Developing state of the art high speed mixed signal IP products that include op amps, comparators, bandgap, low-drop linear regulator, ADCs, DC-DC converters, and high bit-rate (Gbps) Serdes TX/RX.

Requirements:

· Bachelor or above degree in Microelectronic or Electronic and Information Engineering

· 5 years or above experience in the area of analog design

· Good knowledge in analog IC design in high speed Serdes, e.g., PLL, CDR, CTLE/DFE, TX driver etc.

  • Solid understanding and experience in key analog layout considerations such as device matching, parasitic, noise coupling, floor planning, sensitive signal routing, current density and reliability considerations
  • Familiar with SPICE simulation tool (e.g., Cadence spectre, Synopsys Custom Compiler, Calibre)

· Strong Communication skills, high level of independence, self-motivation and good team player

Tell employers what skills you have

Modeling
Analog
Cloud Computing
Analog Circuits
Circuit Design
Reliability
Good Communication Skills
CMOS
Architecture Design
Team Player
IC
Electrical Engineering
Layout
Silicon
Able To Work Independently
This advertiser has chosen not to accept applicants from your region.

Analog Design Engineer

Singapore, Singapore FOCALTRANS PTE. LTD.

Posted today

Job Viewed

Tap Again To Close

Job Description

Roles & Responsibilities

Job Responsibilities:

1. Lead the analog design and development of either DDR or PLL IP (select one focus area), and collaborate with cross-functional teams to complete the full IP development cycle.

2. Provide support for mass production and debugging of the assigned IP.

3. Participate in the development of other SerDes-related IPs and coordinate tasks related to product integration.

Requirements:

1. Master's degree or above in Electrical Engineering, Microelectronics, or a related field; minimum 5 years of experience in analog circuit design.

2. At least 3 years of hands-on experience specializing in DDR or PLL design, with proven ability to lead projects independently and substantial tape-out experience.

3. Experience with FINFET processes is a strong advantage.

4. Proactive, detail-oriented, responsible, with a positive work attitude and strong communication skills; team player with a collaborative mindset.

Tell employers what skills you have

Tape
Modeling
Analog
Architects
Analog Circuits
Analog Design
Good Communication Skills
IP
CMOS
Architecture Design
Analog Circuit Design
Team Player
Debugging
IC
Electrical Engineering
Layout
This advertiser has chosen not to accept applicants from your region.

Analog Design Engineer

408564 Ubi Crescent, Singapore $8000 Monthly CURIOUS TEK PTE. LTD.

Posted today

Job Viewed

Tap Again To Close

Job Description

Job Responsibilities:

· Design and implementation of mixed signal CMOS IP. Development cycle including circuit design, simulation, modeling, verification and bench characterization.

· Management products utilizing leading edge sub-micron CMOS technologies, e.g., 5/6nm

· Developing state of the art high speed mixed signal IP products that include op amps, comparators, bandgap, low-drop linear regulator, ADCs, DC-DC converters, and high bit-rate (Gbps) Serdes TX/RX.

Requirements:

· Bachelor or above degree in Microelectronic or Electronic and Information Engineering

· 5 years or above experience in the area of analog design

· Good knowledge in analog IC design in high speed Serdes, e.g., PLL, CDR, CTLE/DFE, TX driver etc.

  • Solid understanding and experience in key analog layout considerations such as device matching, parasitic, noise coupling, floor planning, sensitive signal routing, current density and reliability considerations
  • Familiar with SPICE simulation tool (e.g., Cadence spectre, Synopsys Custom Compiler, Calibre)

· Strong Communication skills, high level of independence, self-motivation and good team player

This advertiser has chosen not to accept applicants from your region.

Analog Design Engineer

$8000 Monthly FOCALTRANS PTE. LTD.

Posted 5 days ago

Job Viewed

Tap Again To Close

Job Description

Job Responsibilities:

1. Lead the analog design and development of either DDR or PLL IP (select one focus area), and collaborate with cross-functional teams to complete the full IP development cycle.

2. Provide support for mass production and debugging of the assigned IP.

3. Participate in the development of other SerDes-related IPs and coordinate tasks related to product integration.

Requirements:

1. Master’s degree or above in Electrical Engineering, Microelectronics, or a related field; minimum 5 years of experience in analog circuit design.

2. At least 3 years of hands-on experience specializing in DDR or PLL design, with proven ability to lead projects independently and substantial tape-out experience.

3. Experience with FINFET processes is a strong advantage.

4. Proactive, detail-oriented, responsible, with a positive work attitude and strong communication skills; team player with a collaborative mindset.

This advertiser has chosen not to accept applicants from your region.

PE Analog Design Engineer

Singapore, Singapore Rambus

Posted today

Job Viewed

Tap Again To Close

Job Description

    JOB DESCRIPTIONOVERVIEWRambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Engineer Analog Design to join our memory interface chip design team in Bangalore. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer. As a Principal Engineer Analog Design, the candidate will be reporting to Director Engineering and is a Full-Time position. The candidate will be leading the analog mixed signal circuit design activities for high-performance mixed signal chip products. Rambus memory interface chips team delivers the most advanced chipset solutions for server memory sub-system. This role gives opportunities to invent solutions to improve performance of next generation high-performance mixed signal products and learnings opportunities working through all the phases of chip product design all the way from concept to volume production.Responsibilities:As a Principal Engineer Analog Design in memory interface chip design team, you will Ownership of Analog/Mixed designs at chip and/or block level. Define optimal architectures to achieve competitive product specifications. Design, simulate and characterize high-performance and high-speed circuits (e.g. Transmitter, Receiver, LDO, PLL, DLL, PI circuits). Create high level models for design tradeoff analysis and behavior model for verification simulations. Create floorplan and work with layout team to demonstrate post extraction performance. Document analysis and simulation to show that design achieves critical electrical, timing parameters and pre-silicon verification flow. Mentor/Manage junior team members and cultivate a growth mindset among team to encourage collaboration & inclusion. Participate and drive post silicon validation, debug, and customer collaboration.Requirements/Qualifications: Masters with 8+ years (or PhD with 6+ years) of experience in CMOS analog/mixed-signal circuit design. Prior experience in some of the following circuits: Transmitter, Receiver (with CTLE, DFE), PLL, DLL, PI, LDO regulators. Good knowledge of design principles for practical design tradeoffs. Knowledge of high-speed chip to chip interfaces (memory PHY, SerDes) is a strong plus. Experience in modeling (Verilog-A, Verilog) and scripting is desirable. The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams.About RambusWith 30 years of innovation and semiconductor expertise, Rambus leads the industry with products and solutions speed performance, expand capacity and improve security for today's most demanding applications. From data center and edge to artificial intelligence and automotive, our interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future.Rambus offers a competitive compensation package, including base salary, bonus, equity and employee benefits.Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, you may let us know in the application.Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.,

Sign-in & see how your skills match this job

Sign-in & Get noticed by top recruiters and get hired fast

#J-18808-Ljbffr
This advertiser has chosen not to accept applicants from your region.

Senior Analog Design Specialist

Singapore, Singapore beBeeAnalog

Posted today

Job Viewed

Tap Again To Close

Job Description

Lead Analog Designer

Job Overview:

We are seeking a senior analog engineer to join our team and play a key role in defining analog system design specifications and architectures for high-performance Ethernet PHY, gateway, and TSN switching chips.

  • Develop and lead analog designs during product development.
  • Collaborate with the engineering team to design and realize high-speed low-power small-area network chips.
  • Responsible for the design and verification of analog and mixed-signal circuits, particularly CMOS signal processing circuits with expertise in areas such as RX (e.g., AFE, ADC), TX (Serializer, DAC), PLL, LDO, ESD/EMC suppression, etc.
  • Support high-level functional development and verification of analog and mix-circuit circuitry.
  • Cooperate with product definition, layout implementation, lab test, and verifications.

Required Qualifications:

  • Master's degree or PhD with > 4 years' experience in high-performance analog/mixed-signal ICs.
  • Proven experience in IC design including chip tape-out and lab evaluation of design.
  • Solid experience in using EDA CAD tools and performing Analog Custom Layout.
  • Experience in measuring IC performance and debug of design to correlate simulations to measurements.
  • Deep understanding of fundamental concepts, including detailed transistor level design, device physics, control/feedback loop stability analysis.
  • Direct project experience in at least one of the following areas is a plus: ADC-DAC design PLL or clock/freq generation design.
  • Knowledge and experience in Verilog coding is a plus.
  • Strong communication skills and good team player.

About Us:

Our company has over 15 years of experience developing competitive products and expanding into new markets such as automotive & unpiloted driving, China's intelligent manufacturing, rail transit, and intelligent grid building industry.

This advertiser has chosen not to accept applicants from your region.
Be The First To Know

About the latest Power management ics Jobs in Singapore !

Field Application Engineer (FPGA / Analog Design) | MNC

$4500 Monthly GMP TECHNOLOGIES (S) PTE LTD

Posted 4 days ago

Job Viewed

Tap Again To Close

Job Description

Responsibilities:

  • Support the solutions of Microprocessor based on customers requirements
  • Drive design in and product promotional activities in Singapore & other SEA regions
  • Spearhead development of new customers for demand creation
  • Align and coordinate with suppliers for all technical promotion activities
  • Excellent troubleshooting skills to provide in-depth technical support to customers
  • Conduct seminars and training to customers to support sales activities


Requirements:

  • Diploma or Degree in Electronics & Electrical Engineering
  • Possess good knowledge and application experience on MCU, Power Electronics, Analog & Power Management design
  • Minimum 2 years relevant working experiences in FPGA design in electronic industry
  • Possess good presentation and communication skills
  • Able to work independently as well as a good team player
  • Overseas travel maybe required


GMP Technologies (S) Pte Ltd | EA Licence 11C3793 | EA Personnel: Novita Widjaja | Registration No: R22105960


This advertiser has chosen not to accept applicants from your region.

IC Design Engineer (Analog Circuit Design)

600134 $15000 Monthly HKM HR MANAGEMENT PTE. LTD.

Posted 4 days ago

Job Viewed

Tap Again To Close

Job Description

Responsibilities:

  • Collaborate with Senior Engineers for design requirements and specifications.
  • Assist in Analog , mixed-signal , and digital IC design .
  • Participate in RTL coding and verification for digital ICs.
  • Support design verification tasks.
  • Conduct circuit simulations and analysis using Cadence, Synopsys, and Mentor Graphics tools .
  • Assist layout engineers with floor planning.
  • Analyze and debug silicon failures, suggesting design improvements.
  • Contribute to the development of design methodologies to enhance efficiency.
  • Document design work and test plans.
  • Collaborate with cross-functional teams to ensure successful tape-out.

Requirements:

  • Bachelor’s Degree in Electrical Engineering or equivalents.
  • At least 2 years of relevant working experience.
  • Understanding the IC development flow in advanced CMOS processes, including design, layout, and tape-out.
  • Understanding the fundamental theories of digital or analog circuit design.
  • Capability to generate inventive designs and circuit solutions tailored to fulfill customer needs.

___

HOW TO APPLY :

Interested candidates, please submit your resume by clicking on “Quick Apply” or contact for more details.

Please provide following information in the resume for immediate processing

1) Reasons for leaving current and/or last employment

2) Last drawn and/or current salary

3) Expected salary

4) Date of availability and/or Notice Period

All applications will be treated in strictest confidence and only shortlisted candidates will be notified

Wee Wai Dan

EA License No : 03C5391

EA Reg No : R22109628

This advertiser has chosen not to accept applicants from your region.

Analog Circuit Design Specialist

Singapore, Singapore beBeeSenior

Posted today

Job Viewed

Tap Again To Close

Job Description

Job Description:

">

As a Senior Layout Engineer, you will play a key role in the development of high-quality analog and digital layouts. You will work closely with cross-functional teams to design, develop, and implement layout solutions that meet the required specifications.

">

Key Responsibilities:

">
    ">
  • Design and develop high-quality analog and digital layouts using CAD software such as Cadence Virtuoso.
  • ">
  • Collaborate with engineers and other stakeholders to ensure layout solutions meet project requirements.
  • ">
  • Develop and maintain layout documentation, including design notes, test plans, and failure analysis reports.
  • ">
  • Conduct thorough analysis of layout data to identify potential issues and opportunities for improvement.
  • ">
  • Work with cross-functional teams to resolve layout-related issues and implement corrective actions.
  • ">
">

Requirements:

">

You must have a Bachelor's degree in Electrical Engineering or equivalent experience. A minimum of 6+ years of experience in layout engineering is required, with a strong understanding of basic electrical properties and principles. Proficiency in CAD software such as Cadence Virtuoso and Unix is essential.

">

Skills and Qualifications:

">
    ">
  • Bachelor's degree in Electrical Engineering or equivalent experience.
  • ">
  • Minimum 6+ years of experience in layout engineering.
  • ">
  • Strong understanding of basic electrical properties and principles.
  • ">
  • Proficiency in CAD software such as Cadence Virtuoso.
  • ">
  • Strong knowledge of layout-dependent effects and device/process matching techniques.
  • ">
  • Ability to lead peers/teams on complex blocks and top-level layouts.
  • ">
  • Excellent communication and presentation skills.
  • ">
">

Benefits:

">

We offer a competitive salary and benefits package, including medical, dental, and vision coverage, as well as paid time off and holidays.

">

Other Opportunities:

">

As a Senior Layout Engineer, you will have opportunities to grow and develop your career within our organization. We offer training and development programs to help you achieve your goals.

This advertiser has chosen not to accept applicants from your region.
 

Nearby Locations

Other Jobs Near Me

Industry

  1. request_quote Accounting
  2. work Administrative
  3. eco Agriculture Forestry
  4. smart_toy AI & Emerging Technologies
  5. school Apprenticeships & Trainee
  6. apartment Architecture
  7. palette Arts & Entertainment
  8. directions_car Automotive
  9. flight_takeoff Aviation
  10. account_balance Banking & Finance
  11. local_florist Beauty & Wellness
  12. restaurant Catering
  13. volunteer_activism Charity & Voluntary
  14. science Chemical Engineering
  15. child_friendly Childcare
  16. foundation Civil Engineering
  17. clean_hands Cleaning & Sanitation
  18. diversity_3 Community & Social Care
  19. construction Construction
  20. brush Creative & Digital
  21. currency_bitcoin Crypto & Blockchain
  22. support_agent Customer Service & Helpdesk
  23. medical_services Dental
  24. medical_services Driving & Transport
  25. medical_services E Commerce & Social Media
  26. school Education & Teaching
  27. electrical_services Electrical Engineering
  28. bolt Energy
  29. local_mall Fmcg
  30. gavel Government & Non Profit
  31. emoji_events Graduate
  32. health_and_safety Healthcare
  33. beach_access Hospitality & Tourism
  34. groups Human Resources
  35. precision_manufacturing Industrial Engineering
  36. security Information Security
  37. handyman Installation & Maintenance
  38. policy Insurance
  39. code IT & Software
  40. gavel Legal
  41. sports_soccer Leisure & Sports
  42. inventory_2 Logistics & Warehousing
  43. supervisor_account Management
  44. supervisor_account Management Consultancy
  45. supervisor_account Manufacturing & Production
  46. campaign Marketing
  47. build Mechanical Engineering
  48. perm_media Media & PR
  49. local_hospital Medical
  50. local_hospital Military & Public Safety
  51. local_hospital Mining
  52. medical_services Nursing
  53. local_gas_station Oil & Gas
  54. biotech Pharmaceutical
  55. checklist_rtl Project Management
  56. shopping_bag Purchasing
  57. home_work Real Estate
  58. person_search Recruitment Consultancy
  59. store Retail
  60. point_of_sale Sales
  61. science Scientific Research & Development
  62. wifi Telecoms
  63. psychology Therapy
  64. pets Veterinary
View All Power Management Ics Jobs