107 Soc Engineer jobs in Singapore

Responsibilities

1. Responsible for SoC system design, including: defining specifications, SoC integration, IP selection, and RTL design.

2. Participate in the design of SoC clock/reset/low power/debug design.

3. Support SoC verification, software development and debugging.

Minimum Qualifications

1. Bachelor's degree or above in microelectronics, computer science or related majors, with 5 years or more of SOC design experience.

2. Familiar with SoC architecture and top-level interfaces, with experience in high-performance or advanced process SoC design preferred.

3. Solid RTL programming skills and design experience.

4. Familiar with IC development process and able to use basic front-end EDA tools such as Spyglass.

5. Familiar with commonly used scripts in the process such as Python/Tcl/Perl.

Preferred Qualifications

1. Familiar with protocols and designs such as DDR/PCIE/Die2die/Ethernet/security, with IP integration experience is preferred.

2. Familiar with the design of SoC pad, Clock/Reset, Boot-up, Debug, etc.

3. Familiar with bus standards such as AXI, with experience in IP configuration such as CPU/Fabric.

4. Familiar with SOC low-power design, and those familiar with chip power supply schemes, Sequence, UPF, etc. are preferred.

5. Familiar with CPU architecture, with design and integration experience is preferred (Riscv/Arm/x86).

About the Role

We are seeking a proactive and detail-oriented SOC (Security Operations Center) L1 Engineer to join our cybersecurity team. As the first line of defense, you will be responsible for monitoring, detecting, and responding to security alerts and incidents in real time. This role requires strong analytical skills, attention to detail, and a passion for cybersecurity operations.

Key Responsibilities

• Monitor and analyze security alerts from SIEM, IDS/IPS, firewalls, endpoint protection, and other security tools.
• Perform initial triage of incidents, classify severity, and escalate as needed to L2/L3 SOC teams.
• Document incidents, actions taken, and maintain accurate security logs.
• Support incident response activities under the guidance of senior SOC analysts.
• Conduct basic threat analysis to identify false positives and genuine threats.
• Ensure adherence to SOC processes, runbooks, and escalation workflows.
• Assist in maintaining shift reports and knowledge base documentation.
• Stay updated on emerging cyber threats, attack vectors, and vulnerabilities.

Required Skills & Qualifications

• Bachelor's degree in Computer Science, Information Security, or related field (or equivalent experience).
• 1–2 years of experience in IT Security, Network Monitoring, or SOC operations.
• Basic understanding of cybersecurity concepts (malware, phishing, DDoS, vulnerabilities, exploits).
• Familiarity with SIEM platforms (e.g., Splunk, QRadar, ArcSight, Sentinel, etc.).
• Knowledge of TCP/IP, DNS, HTTP, VPN, and firewall concepts.
• Strong analytical, problem-solving, and communication skills.
• Ability to work in a 24x7 rotational shift environment.

Preferred Qualifications (Good to Have)

• Security certifications such as CompTIA Security+, CEH, CCNA Security, or Splunk Fundamentals.
• Exposure to incident response, log analysis, and malware analysis.
• Hands-on lab/project experience in cybersecurity monitoring tools.

What We Offer

• Opportunity to grow within the cybersecurity domain and transition to L2/L3 roles.
• Access to continuous training and security certifications.
• Work in a dynamic, high-tech environment with leading-edge tools and processes.

Job Type: Full-time

Pay: $ $1,000.00 per month

Benefits:

• Health insurance

Experience:

• SOC (Security Operations Center): 1 year (Required)
• SIEM: 1 year (Required)

Work Location: In person

We are seeking a SoC Verification Engineer to test and validate System-on-Chip (SoC) designs. You will work with cross-functional teams to ensure chip functionality through verification using UVM , SystemVerilog , Python , and other cutting-edge tools.

• Develop verification plans for module and system-level testing.
• Collaborate with design engineers to address design defects and optimize chips.
• Set up virtual testing environments and develop test cases (direct and randomized).
• Analyze code coverage and functional coverage to ensure thorough testing.

• Bachelor's degree in Electronics , Computer Science , or related field.
• 5+ years of experience in SoC verification .
• Strong knowledge of UVM , SystemVerilog , Python (TCL/Perl a plus).

Experience in IC Design Process and SoC/IP verification .

We are seeking a SoC Verification Engineer to test and validate System-on-Chip (SoC) designs. You will work with cross-functional teams to ensure chip functionality through verification using UVM, SystemVerilog, Python, and other cutting-edge tools.

• Develop verification plans for module and system-level testing.
• Collaborate with design engineers to address design defects and optimize chips.
• Set up virtual testing environments and develop test cases (direct and randomized).
• Analyze code coverage and functional coverage to ensure thorough testing.

• Bachelor's degree in Electronics, Computer Science, or related field.
• 5+ years of experience in SoC verification.
• Strong knowledge of UVM, SystemVerilog, Python (TCL/Perl a plus).

Experience in IC Design Process and SoC/IP verification.

Job Description:
We are seeking a
SoC Verification Engineer
to test and validate
System-on-Chip (SoC)
designs. You will work with cross-functional teams to ensure chip functionality through verification using
UVM ,
SystemVerilog ,
Python , and other cutting-edge tools.
Responsibilities:
Develop
verification plans
for module and system-level testing.
Collaborate with
design engineers
to address design defects and optimize chips.
Set up
virtual testing environments
and develop
test cases
(direct and randomized).
Analyze
code coverage
and
functional coverage
to ensure thorough testing.
Qualifications:
Bachelor's degree
in
Electronics ,
Computer Science , or related field.
5+ years
of experience in
SoC verification .
Strong knowledge of
UVM ,
SystemVerilog ,
Python
(TCL/Perl a plus).
Experience in
IC Design Process
and
SoC/IP verification .
#J-18808-Ljbffr

We are seeking a SoC Verification Engineer to test and validate System-on-Chip (SoC) designs. You will work with cross-functional teams to ensure chip functionality through verification using UVM , SystemVerilog , Python , and other cutting-edge tools.

• Develop verification plans for module and system-level testing.
• Collaborate with design engineers to address design defects and optimize chips.
• Set up virtual testing environments and develop test cases (direct and randomized).
• Analyze code coverage and functional coverage to ensure thorough testing.

• Bachelor's degree in Electronics , Computer Science , or related field.
• 5+ years of experience in SoC verification .
• Strong knowledge of UVM , SystemVerilog , Python (TCL/Perl a plus).

Experience in IC Design Process and SoC/IP verification .

Responsibilities:

MaxLinear is seeking a Senior Principal SOC Design Engineer to join our VLSI group. You will be responsible for pre-silicon RTL coding of block, subsystem and top level SOC Integration. With deep understanding of design architecture and meticulous attention to details, you will develop robust and reusable Code and ensure that VHDL or Verilog implementation enables readiness for Verification, Synthesis, DfT and Low Power Insertion. In this role, your focus will be:

• Lead the microarchitecture definition for whole System on Chips and complex Ips in close collaboration with the architecture team
• Lead the front-end design activities for the integration of complex System on Chips
• Ensure area, performance and power targets are reached by defining best-in-class architectures and methodologies
• Own pre-silicon RTL Coding of block, IP and top-level SOC Integration
• Develop reusable RTL Code, using Generic and Modular Coding Style
• Contribute to verification plan from specification and in coordination with architects
• Collaborate with various VLSI leads on Timing constraints, Testability and Insertion of Low Power Structure such as Power gating, Isolation and Retention Sequential Elements
• Own Linting, CDC, RDC and collaborate with Verification and Physical design teams
• Contribute to methodology flows updates and improvements

Qualifications:

• Bachelor Degree or Master's in Electronics Engineering with 15 years and above of experience
• Expert in VHDL and Verilog Coding, Front End Design using best-in-class methodology and Micro-architecture
• Should have developed Multi-Million gates IP and integrated heterogenous complex SoC, including Analog and Mixed Signal IP
• Deep experience in driving SOC and IP Micro-architecture Specification
• Familiar with Hardware-Software Partitioning, Multi-CPU and Multi-Core Architecture
• Deep knowledge and understanding of NoC and multi-layer complex Interconnect Systems
• Solid knowledge of the DFT concepts, Physical and timing constraints requirements
• Solid verification skills in problem solving, constrained random testing and debugging
• Expertise with Code Linting tools and Static Code checker such as Spyglass, Real Intent, etc
• Expertise in IP-XACT, Connectivity Checks, Register Interfaces and RTL Assembly Tools
• Experience of working with ARM and ARM Eco-system, SERDES systems, communication peripherals (UART, I2C, SPI), power management is a plus
• Experience in WiFi/DOCSIS/Ethernet/DSP/DDR is a plus
• Strong team player and communicator

Company Overview:

MaxLinear is a global, NASDAQ-traded company (MXL) where the entrepreneurial spirit is alive and well. We are a fabless system-on-chip product company, striving to improve the world's communication networks for everyone through our highly integrated radio-frequency (RF), analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired and wireless infrastructure, and industrial and multi-market applications.

We hire the best people in the industry and engage them in some of the most exciting opportunities that connect the world we live in today. Our growth has come from innovative, bold approaches to solving some of the world's most challenging communication technology problems in the most efficient and effective manner.

MaxLinear began by developing the world's first high-performance TV tuner chip using standard CMOS process technology. Others said we couldn't achieve the extremely high-performance requirements using CMOS, but we proved them wrong and achieved enduring global market leadership with our designs. Since then, we've developed a full line of products that drive 4G and 5G infrastructure; enable data center, metro and long-haul optical interconnects; bring 10Gbit to the home; power the IoT revolution; and enable robust and reliable communication in harsh industrial environments. Over the years, we've expanded through organic growth and through several acquisitions that have perfectly complemented our existing portfolio and enabled us to deliver complete end-to-end solutions in our target markets. One such example was the acquisition of Intel's Home Gateway Platform Division that added Wi-Fi, Ethernet, and Broadband Gateway Processor SoC technology to our connected home portfolio creating a complete and scalable platform of connectivity and access solutions to fully address our customers' needs.

Our headquarters are in Carlsbad, near San Diego, California. We also have major design centers in Irvine and San Jose, California; Valencia, Spain; Bangalore, India; Munich, Germany; Israel; and Singapore.

We have approximately 1,200 employees, a substantial majority of whom have engineering degrees and include masters and Ph.D. graduates from many of the premiere universities around the world. Our employees thrive on innovation, outstanding execution, outside-the-box thinking, nimbleness, and collaboration. Together, we form a high-energy business team that is focused on building the best and most innovative products on the market.

Description
You would be part of a dynamic digital SoC design team that develops state-of-the-art video processing, neural processing, advanced video analytics accelerators, and the entire Camera Processor SoC. You would be joining the team to explore, evaluate and define innovative design SoC architectures, to meet or exceed the technical requirements of the SoC. You would be responsible for the successful implementation of the designs in Verilog/SystemVerilog coding, metrics measurement to meet key objectives & results, and follow-through in comprehensive verifications to successful silicon.
Requirements
Experience in SoC architecture and design, and RTL coding with Verilog/SystemVerilog
Experience in ARM or RISC-V processor system
Experience in embedded C and assembly code programming
Experience in analysis of power, timing and area
Experience in at least one of scripting languages (e.g. Perl, Python, TCL, or Bash)
Disciplined, quality-minded, and highly driven for excellence
Excellent team player and good communication skills
MSEE/BSEE in Electrical Engineering or Computer Engineering, with 8 years of relevant experience
Experience in always-on system, automotive system, secured system, bus interconnect, neural processing, video processing and video analytics is a plus
Experience in system modelling and simulation using emulator and SystemC is a plus
Experience in UVM verification methodology is a plus
Passionate and strong in general programming is a plus
#J-18808-Ljbffr

Responsibilities
Lead the microarchitecture definition for whole System on Chips and complex IPs in close collaboration with the architecture team
Lead the front-end design activities for the integration of complex System on Chips
Ensure area, performance and power targets are reached by defining best-in-class architectures and methodologies
Own pre-silicon RTL coding of block, IP and top-level SOC integration
Develop reusable RTL code, using generic and modular coding style
Contribute to verification plan from specification and in coordination with architects
Collaborate with various VLSI leads on timing constraints, testability and insertion of low power structures such as power gating, isolation and retention sequential elements
Own linting, CDC, RDC and collaborate with Verification and Physical Design teams
Contribute to methodology flows updates and improvements
Qualifications
Bachelor Degree or Master's in Electronics Engineering with 15 years and above of experience
Expert in VHDL and Verilog coding, front-end design using best-in-class methodology and micro-architecture
Experience developing multi-million gate IP and integrating heterogeneous complex SoCs, including analog and mixed-signal IP
Deep experience in driving SOC and IP micro-architecture specification
Familiar with hardware-software partitioning, multi-CPU and multi-core architecture
Deep knowledge and understanding of NoC and multi-layer complex interconnect systems
Solid knowledge of DFT concepts, physical and timing constraints requirements
Solid verification skills in problem solving, constrained random testing and debugging
Expertise with code linting tools and static code checkers such as SpyGlass, Real Intent
Expertise in IP-XACT, connectivity checks, register interfaces and RTL assembly tools
Experience of working with ARM and ARM ecosystem, SERDES systems, communication peripherals (UART, I2C, SPI), power management is a plus
Experience in WiFi/DOCSIS/Ethernet/DSP/DDR is a plus
Strong team player and communicator
Company Overview
MaxLinear is a global, NASDAQ-traded company (MXL) where the entrepreneurial spirit is alive and well. We are a fabless system-on-chip product company, striving to improve the world’s communication networks through our highly integrated RF, analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired and wireless infrastructure, and industrial and multi-market applications.
We hire the best people in the industry and engage them in exciting opportunities that connect the world we live in today. Our growth has come from innovative, bold approaches to solving challenging communication technology problems. Our headquarters are in Carlsbad, near San Diego, California, with major design centers in Irvine and San Jose (CA), Valencia (Spain), Bangalore (India), Munich (Germany), Israel, and Singapore. We have approximately 1,200 employees with engineering backgrounds, including many master's and Ph.D. graduates from premier universities.
Location
Singapore, Singapore (global design centers may apply)
#J-18808-Ljbffr