1,241 Chip Design jobs in Singapore

Analog Chip Design Engineer

Singapore, Singapore SUNLUNE (SINGAPORE) PTE. LTD.

Posted today

Job Viewed

Tap Again To Close

Job Description

Roles & Responsibilities

About the Role:

As a Senior AI Analog Chip Design Engineer, you will be a technical leader, driving the design and optimization of complex analog and mixed-signal circuits for our next-generation AI chips. You will leverage your deep expertise to architect innovative solutions, guide the development of high-performance digital standard cell libraries, and provide strategic direction to layout teams. Your extensive experience will be crucial in ensuring successful tape-outs and fostering a culture of technical excellence within the team.

Responsibilities:

  • Lead Analog Innovation: Spearhead the design, simulation, and optimization of sophisticated analog circuits, utilizing advanced tools (Cadence Virtuoso, Spectre, HSPICE) to achieve exceptional performance, power efficiency, and robustness across various operating conditions.
  • Drive Digital Library Excellence: Direct the development and characterization of high-performance, low-power digital standard cell libraries, ensuring they meet stringent performance, power, and area targets for AI applications.
  • Architect Advanced Cell Solutions: Conceive and implement novel digital standard cell architectures and methodologies to enhance design productivity and address the unique demands of AI workloads.
  • Provide Layout Vision: Offer strategic guidance and oversight to layout engineers, ensuring accurate and efficient physical implementations that meet critical performance and reliability specifications in deep sub-micron technologies.
  • Technical Leadership & Mentorship: Lead cross-functional teams, mentor junior and mid-level engineers, and promote a collaborative and innovative environment.
  • Communication & Collaboration: Effectively communicate complex technical concepts to diverse audiences and collaborate seamlessly with digital design, architecture, and verification teams.
  • Tape-Out Ownership: Take ownership of analog and mixed-signal blocks through the entire tape-out process, ensuring successful delivery.

Qualifications:

  • Education: Bachelor's degree in Electronics Engineering, Computer Science, or a related field. Master's or Ph.D. strongly preferred.
  • Experience: Minimally 8-12+ years of progressive and in-depth experience in analog circuit design and digital standard cell development, with a strong track record in deep sub-micron process technologies (12nm and below). Proven leadership in tape-out of complex analog blocks is essential.
  • Technical Mastery: Deep and proven expertise in advanced analog design techniques, power optimization strategies, and thorough noise analysis.
  • Tool Proficiency: Mastery-level proficiency in industry-standard EDA tools such as Cadence Virtuoso, Spectre, and HSPICE for schematic capture, simulation, and analysis.
  • Digital Cell Expertise: Extensive experience in the complete lifecycle of digital standard cell library creation, characterization, and optimization for power, performance, and area.
  • Deep Sub-Micron Knowledge: Comprehensive understanding of the challenges associated with deep sub-micron design, including advanced layout optimization techniques, power delivery network design, and signal integrity considerations.
  • Leadership & Communication: Demonstrated ability to effectively lead and inspire technical teams, mentor engineers, and possess exceptional written and verbal communication skills.
Tell employers what skills you have

Cell
Leadership
Construction
BIM
Analog Circuits
Spectre
Reliability
Analog Design
Analog Circuit Design
AutoCAD
Cadence Virtuoso
Articulate
Civil Engineering
Layout
Electronics
Schematic Capture
This advertiser has chosen not to accept applicants from your region.

Physical Chip Design Engineer

New
Singapore, Singapore SUNLUNE (SINGAPORE) PTE. LTD.

Posted today

Job Viewed

Tap Again To Close

Job Description

Roles & Responsibilities

Job Overview:

We are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This role requires a deep understanding of advanced semiconductor technologies and the proven ability to oversee full-chip physical design workflows from floor planning to signoff. The ideal candidate will be responsible for driving innovation in power efficiency and performance while ensuring the successful tape-out of complex integrated circuits.

Key Responsibilities:

  • Lead the development and optimization of low-power physical design workflows to enhance energy efficiency.
  • Oversee full-chip floor planning and place-and-route management to ensure optimal performance, power, and area utilization.
  • Architect and optimize power distribution networks to maintain power integrity and minimize losses, conducting thorough power grid analysis.
  • Drive timing closure efforts, collaborating with cross-functional teams to meet challenging performance targets.
  • Take ownership of power integrity and signal integrity signoff, performing necessary analysis and optimizations.
  • Lead comprehensive design rule checks (DRC) and layout versus schematic (LVS) verifications to ensure design compliance and correctness.
  • Utilize and optimize industry-standard physical design tools such as Synopsys IC Compiler, Cadence Innovus, or equivalent.
  • Leverage strong scripting and programming skills (Perl, TCL, Python, C++) to automate tasks and improve design efficiency.
  • Mentor and provide technical guidance to junior physical design engineers.

Qualifications:

  • Bachelor's degree or higher in Electronics, Electrical Engineering, Computer Science, or a related field. Advanced degrees (Master's or Ph.D.) are advantageous.
  • Minimum 7-8 years of hands-on experience in full-chip physical design with a strong focus on low-power and high-performance chip design.
  • Proven experience with advanced semiconductor technologies (12nm and below) and successful tape-out processes.
  • Strong expertise in full-chip floor planning, place-and-route methodologies, and physical verification (DRC and LVS).
  • In-depth knowledge of power network design, IR drop analysis, and timing closure principles and methodologies.
  • Hands-on experience with Static Timing Analysis (STA) tools.
  • Proficient in scripting and programming languages, including Perl, TCL, Python, and C++.
  • Strong problem-solving skills, attention to detail, and excellent communication and leadership abilities.
Tell employers what skills you have

Perl
Signal Integrity
Static Timing Analysis
Timing Closure
Floorplanning
Scripting
Network Design
Power Distribution
Python
Cadence
IC
Physical Design
Electrical Engineering
Layout
Electronics
This advertiser has chosen not to accept applicants from your region.

SoC Chip Design Expert

Singapore, Singapore beBeeDesigner

Posted today

Job Viewed

Tap Again To Close

Job Description

We are seeking an expert in SoC chip design and development to join our team.

The ideal candidate will have a strong foundation in computer architecture, including CPU micro-architecture, multicore processing, network-on-chip, and memory hierarchy. Proficiency in C/C++ coding skills, including OOP, Data Structures, and experience with version control systems like git/mercurial are also essential. Familiarity with RTL design (Verilog/VHDL/Chisel), assembly language programming (x86/ARM/RISCV), and scripting in python is a plus. Eagerness to learn, good communication, and collaboration skills are required.

The key responsibilities include:

  • Participating in the design and/or implementation of SoC subsystems
  • Working with senior architects to optimize performance, power, and area
  • Architectural modelling/simulation, performance analysis, and identifying bottlenecks
  • Maintaining and automating the development environment

Our team will be working on next-generation high-performance RISC-V CPU and RISC-V-based SoC chips, producing world-class commercial chips supported by efficient software stacks.

This is a challenging and rewarding role that requires strong technical skills and a collaborative mindset. If you are passionate about semiconductor design and development, please consider joining our team.

We offer a competitive salary and benefits package, as well as opportunities for professional growth and development.

Please note that this is a full-time position, and we require candidates to be available to work on a regular schedule.

This advertiser has chosen not to accept applicants from your region.

Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications)

Singapore, Singapore Nanyang Technological University

Posted 9 days ago

Job Viewed

Tap Again To Close

Job Description

Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications) page is loadedResearch Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications) Apply locations NTU Main Campus, Singapore time type Full time posted on Posted 3 Days Ago job requisition id R00021636

The Continental-NTU Corp Lab is a strategic research collaboration between NTU and Continental, focusing on developing technically advanced solutions in the areas such as sustainable materials engineering, artificial intelligence, advanced communications and cybersecurity capabilities for future urban mobility applications. We aim to develop innovative solutions that can be commercialized into products and services for Continental through close collaboration with its business units.

In this job opening, we are seeking a highly motivated and visionary researcher to join our team focused on heterogeneous integration and security of chiplet-based IC systems. This role involves research and development in AI-assisted design for chiplet-oriented architectures, aiming to demonstrate secure intelligent computing platforms outperforms traditional compute platforms. We invite applicants to join us as a Research Fellow or Senior Researcher (full-time). You will be part of the Continental-NTU Corporate Lab research team.

Key Responsibilities:

  • Research and develop AI-assisted EDA methodologies for IC and heterogeneous chiplet design, security and cryptographic primitive integration, and architecture optimization.

  • Focus on AI-assisted secure IC design, with domain adapted LLM, ML in front-end design, simulation tools for chiplet-based/oriented prototypes

  • Investigate and apply AI principles for IC design, RTL synthesis, partitioning, and verification automation.

  • Integrate open-source and commercial tools (e.g., SpinalHDL) to build proof-of-concept design flows

  • Building data pipelines for learning and knowledge acquisition, knowledge augmentation for domain adapted LLM and knowledge management

  • Design AI-guided decision-making pipelines to assist in security-aware architecture generation and vulnerability mitigation (e.g., hardware trojans, side-channel exposure).

  • Co-develop testbenches for hardware simulations and chiplet-level threat modelling.

  • Collaborate closely with FPGA and IC prototyping teams to deploy AI-optimized designs on hardware.

  • Publish research outcomes with the team in leading conferences and journals in AI, EDA, and hardware security.

  • Contribute to white papers and strategic planning documents for long-term roadmap development.

Job Requirements:

  • MSc or PhD in Electrical Engineering, Electronics Engineering, AI, Chip Design, Computer Science, Cybersecurity, or a related field

  • Proven experience with HW/SW Co-Design, FPGA development and hardware prototyping

  • Strong understanding of digital design principles and embedded systems

  • Experience with EDA tools, chip design flows and IC system modeling.

  • Proven expertise in AI/ML for systems or hardware co-design, including use of reinforcement learning, LLMs, graph-based optimization, or agentic AI.

  • Familiarity with security concepts and cryptographic implementations in IC/SoC design, e.g., post-quantum primitives and hardware implementations, TEE/RoT.

  • Track record of research publications in top-tier venues is strongly preferred.

  • Strong analytical and problem-solving abilities

  • Demonstrated ability to work across interdisciplinary and diverse teams, ideally with experience in project planning and management

  • Excellent collaborative and communication skills in English for research purposes

  • Good communication and presentation skills, fluency in multiple languages is a plus

We regret that only shortlisted candidates will be notified.

Hiring Institution: NTUSimilar Jobs (1) Research Fellow (Optical Design) locations NTU Main Campus, Singapore time type Full time posted on Posted 30 Days Ago

NTU is also home to world-class autonomous institutes – the National Institute of Education, S Rajaratnam School of International Studies, Earth Observatory of Singapore, and Singapore Centre for Environmental Life Sciences Engineering – and various leading research centres such as the Nanyang Environment & Water Research Institute (NEWRI) and Energy Research Institute @ NTU ( ).

Ranked amongst the world’s top universities by QS, NTU has also been named the world’s top young university for the past seven years. The University’s main campus is frequently listed among the Top 15 most beautiful university campuses in the world and has 57 Green Mark-certified (equivalent to LEED-certified) buildings, of which 95% are certified Green Mark Platinum. Apart from its main campus, NTU also has a campus in Novena, Singapore’s healthcare district.

Under the NTU Smart Campus vision, the University harnesses the power of digital technology and tech-enabled solutions to support better learning and living experiences, the discovery of new knowledge, and the sustainability of resources.

#J-18808-Ljbffr
This advertiser has chosen not to accept applicants from your region.

Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications)

Singapore, Singapore Nanyang Technological University

Posted today

Job Viewed

Tap Again To Close

Job Description

Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications) page is loaded

Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications)

Apply locations NTU Main Campus, Singapore time type Full time posted on Posted 3 Days Ago job requisition id R00021636

The Continental-NTU Corp Lab is a strategic research collaboration between NTU and Continental, focusing on developing technically advanced solutions in the areas such as sustainable materials engineering, artificial intelligence, advanced communications and cybersecurity capabilities for future urban mobility applications. We aim to develop innovative solutions that can be commercialized into products and services for Continental through close collaboration with its business units.

In this job opening, we are seeking a highly motivated and visionary researcher to join our team focused on heterogeneous integration and security of chiplet-based IC systems. This role involves research and development in AI-assisted design for chiplet-oriented architectures, aiming to demonstrate secure intelligent computing platforms outperforms traditional compute platforms. We invite applicants to join us as a Research Fellow or Senior Researcher (full-time). You will be part of the Continental-NTU Corporate Lab research team.

Key Responsibilities:

  • Research and develop AI-assisted EDA methodologies for IC and heterogeneous chiplet design, security and cryptographic primitive integration, and architecture optimization.

  • Focus on AI-assisted secure IC design, with domain adapted LLM, ML in front-end design, simulation tools for chiplet-based/oriented prototypes

  • Investigate and apply AI principles for IC design, RTL synthesis, partitioning, and verification automation.

  • Integrate open-source and commercial tools (e.g., SpinalHDL) to build proof-of-concept design flows

  • Building data pipelines for learning and knowledge acquisition, knowledge augmentation for domain adapted LLM and knowledge management

  • Design AI-guided decision-making pipelines to assist in security-aware architecture generation and vulnerability mitigation (e.g., hardware trojans, side-channel exposure).

  • Co-develop testbenches for hardware simulations and chiplet-level threat modelling.

  • Collaborate closely with FPGA and IC prototyping teams to deploy AI-optimized designs on hardware.

  • Publish research outcomes with the team in leading conferences and journals in AI, EDA, and hardware security.

  • Contribute to white papers and strategic planning documents for long-term roadmap development.

Job Requirements:

  • MSc or PhD in Electrical Engineering, Electronics Engineering, AI, Chip Design, Computer Science, Cybersecurity, or a related field

  • Proven experience with HW/SW Co-Design, FPGA development and hardware prototyping

  • Strong understanding of digital design principles and embedded systems

  • Experience with EDA tools, chip design flows and IC system modeling.

  • Proven expertise in AI/ML for systems or hardware co-design, including use of reinforcement learning, LLMs, graph-based optimization, or agentic AI.

  • Familiarity with security concepts and cryptographic implementations in IC/SoC design, e.g., post-quantum primitives and hardware implementations, TEE/RoT.

  • Track record of research publications in top-tier venues is strongly preferred.

  • Strong analytical and problem-solving abilities

  • Demonstrated ability to work across interdisciplinary and diverse teams, ideally with experience in project planning and management

  • Excellent collaborative and communication skills in English for research purposes

  • Good communication and presentation skills, fluency in multiple languages is a plus

We regret that only shortlisted candidates will be notified.

Hiring Institution: NTU

Similar Jobs (1)

Research Fellow (Optical Design)

locations NTU Main Campus, Singapore time type Full time posted on Posted 30 Days Ago

NTU is also home to world-class autonomous institutes – the National Institute of Education, S Rajaratnam School of International Studies, Earth Observatory of Singapore, and Singapore Centre for Environmental Life Sciences Engineering – and various leading research centres such as the Nanyang Environment & Water Research Institute (NEWRI) and Energy Research Institute @ NTU ( ).

Ranked amongst the world’s top universities by QS, NTU has also been named the world’s top young university for the past seven years. The University’s main campus is frequently listed among the Top 15 most beautiful university campuses in the world and has 57 Green Mark-certified (equivalent to LEED-certified) buildings, of which 95% are certified Green Mark Platinum. Apart from its main campus, NTU also has a campus in Novena, Singapore’s healthcare district.

Under the NTU Smart Campus vision, the University harnesses the power of digital technology and tech-enabled solutions to support better learning and living experiences, the discovery of new knowledge, and the sustainability of resources.

#J-18808-Ljbffr

This advertiser has chosen not to accept applicants from your region.

Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications)

Singapore, Singapore Nanyang Technological University

Posted today

Job Viewed

Tap Again To Close

Job Description

Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications) page is loaded
Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications) Apply locations NTU Main Campus, Singapore time type Full time posted on Posted 3 Days Ago job requisition id R00021636 The Continental-NTU Corp Lab is a strategic research collaboration between NTU and Continental, focusing on developing technically advanced solutions in the areas such as sustainable materials engineering, artificial intelligence, advanced communications and cybersecurity capabilities for future urban mobility applications. We aim to develop innovative solutions that can be commercialized into products and services for Continental through close collaboration with its business units.
In this job opening, we are seeking a highly motivated and visionary researcher to join our team focused on heterogeneous integration and security of chiplet-based IC systems. This role involves research and development in AI-assisted design for chiplet-oriented architectures, aiming to demonstrate secure intelligent computing platforms outperforms traditional compute platforms. We invite applicants to join us as a Research Fellow or Senior Researcher (full-time). You will be part of the
Continental-NTU Corporate Lab
research team.
Key Responsibilities:
Research and develop AI-assisted EDA methodologies for IC and heterogeneous chiplet design, security and cryptographic primitive integration, and architecture optimization.
Focus on AI-assisted secure IC design, with domain adapted LLM, ML in front-end design, simulation tools for chiplet-based/oriented prototypes
Investigate and apply AI principles for IC design, RTL synthesis, partitioning, and verification automation.
Integrate open-source and commercial tools (e.g., SpinalHDL) to build proof-of-concept design flows
Building data pipelines for learning and knowledge acquisition, knowledge augmentation for domain adapted LLM and knowledge management
Design AI-guided decision-making pipelines to assist in security-aware architecture generation and vulnerability mitigation (e.g., hardware trojans, side-channel exposure).
Co-develop testbenches for hardware simulations and chiplet-level threat modelling.
Collaborate closely with FPGA and IC prototyping teams to deploy AI-optimized designs on hardware.
Publish research outcomes with the team in leading conferences and journals in AI, EDA, and hardware security.
Contribute to white papers and strategic planning documents for long-term roadmap development.
Job Requirements:
MSc or PhD in Electrical Engineering, Electronics Engineering, AI, Chip Design, Computer Science, Cybersecurity, or a related field
Proven experience with HW/SW Co-Design, FPGA development and hardware prototyping
Strong understanding of digital design principles and embedded systems
Experience with EDA tools, chip design flows and IC system modeling.
Proven expertise in AI/ML for systems or hardware co-design, including use of reinforcement learning, LLMs, graph-based optimization, or agentic AI.
Familiarity with security concepts and cryptographic implementations in IC/SoC design, e.g., post-quantum primitives and hardware implementations, TEE/RoT.
Track record of research publications in top-tier venues is strongly preferred.
Strong analytical and problem-solving abilities
Demonstrated ability to work across interdisciplinary and diverse teams, ideally with experience in project planning and management
Excellent collaborative and communication skills in English for research purposes
Good communication and presentation skills, fluency in multiple languages is a plus
We regret that only shortlisted candidates will be notified.
Hiring Institution: NTU Similar Jobs (1)
Research Fellow (Optical Design) locations NTU Main Campus, Singapore time type Full time posted on Posted 30 Days Ago
NTU is also home to world-class autonomous institutes – the National Institute of Education, S Rajaratnam School of International Studies, Earth Observatory of Singapore, and Singapore Centre for Environmental Life Sciences Engineering – and various leading research centres such as the Nanyang Environment & Water Research Institute (NEWRI) and Energy Research Institute @ NTU ( ).
Ranked amongst the world’s top universities by QS, NTU has also been named the world’s top young university for the past seven years. The University’s main campus is frequently listed among the Top 15 most beautiful university campuses in the world and has 57 Green Mark-certified (equivalent to LEED-certified) buildings, of which 95% are certified Green Mark Platinum. Apart from its main campus, NTU also has a campus in Novena, Singapore’s healthcare district.
Under the NTU Smart Campus vision, the University harnesses the power of digital technology and tech-enabled solutions to support better learning and living experiences, the discovery of new knowledge, and the sustainability of resources.
#J-18808-Ljbffr

This advertiser has chosen not to accept applicants from your region.

Research Associate/Research Fellow (AI-Assisted Chip Design for Automotive Applications)

639798 Nanyang Avenue, Singapore $12000 Monthly NANYANG TECHNOLOGICAL UNIVERSITY

Posted 11 days ago

Job Viewed

Tap Again To Close

Job Description

The Continental-NTU Corp Lab is a strategic research collaboration between NTU and Continental, focusing on developing technically advanced solutions in the areas such as sustainable materials engineering, artificial intelligence, advanced communications and cybersecurity capabilities for future urban mobility applications. We aim to develop innovative solutions that can be commercialized into products and services for Continental through close collaboration with its business units.

In this job opening, we are seeking a highly motivated and visionary researcher to join our team focused on heterogeneous integration and security of chiplet-based IC systems. This role involves research and development in AI-assisted design for chiplet-oriented architectures, aiming to demonstrate secure intelligent computing platforms outperforms traditional compute platforms. We invite applicants to join us as a Research Fellow or Senior Researcher (full-time). You will be part of the Continental-NTU Corporate Lab research team.

Key Responsibilities:

  • Research and develop AI-assisted EDA methodologies for IC and heterogeneous chiplet design, security and cryptographic primitive integration, and architecture optimization.
  • Focus on AI-assisted secure IC design, with domain adapted LLM, ML in front-end design, simulation tools for chiplet-based/oriented prototypes
  • Investigate and apply AI principles for IC design, RTL synthesis, partitioning, and verification automation.
  • Integrate open-source and commercial tools (e.g., SpinalHDL) to build proof-of-concept design flows
  • Building data pipelines for learning and knowledge acquisition, knowledge augmentation for domain adapted LLM and knowledge management
  • Design AI-guided decision-making pipelines to assist in security-aware architecture generation and vulnerability mitigation (e.g., hardware trojans, side-channel exposure).
  • Co-develop testbenches for hardware simulations and chiplet-level threat modelling.
  • Collaborate closely with FPGA and IC prototyping teams to deploy AI-optimized designs on hardware.
  • Publish research outcomes with the team in leading conferences and journals in AI, EDA, and hardware security.
  • Contribute to white papers and strategic planning documents for long-term roadmap development.

Job Requirements:

  • MSc or PhD in Electrical Engineering, Electronics Engineering, AI, Chip Design, Computer Science, Cybersecurity, or a related field
  • Proven experience with HW/SW Co-Design, FPGA development and hardware prototyping
  • Strong understanding of digital design principles and embedded systems
  • Experience with EDA tools, chip design flows and IC system modeling.
  • Proven expertise in AI/ML for systems or hardware co-design, including use of reinforcement learning, LLMs, graph-based optimization, or agentic AI.
  • Familiarity with security concepts and cryptographic implementations in IC/SoC design, e.g., post-quantum primitives and hardware implementations, TEE/RoT.
  • Track record of research publications in top-tier venues is strongly preferred.
  • Strong analytical and problem-solving abilities
  • Demonstrated ability to work across interdisciplinary and diverse teams, ideally with experience in project planning and management
  • Excellent collaborative and communication skills in English for research purposes
  • Good communication and presentation skills, fluency in multiple languages is a plus

We regret that only shortlisted candidates will be notified.

This advertiser has chosen not to accept applicants from your region.
Be The First To Know

About the latest Chip design Jobs in Singapore !

Hardware Engineer

Singapore, Singapore RAPSODO PTE. LTD.

Posted 2 days ago

Job Viewed

Tap Again To Close

Job Description

Rapsodo is a Sports Technology company with offices in the USA, Singapore, Turkey & Japan. We develop sports analytics products that are data-driven, portable and easy-to-use to empower athletes at all skill levels to analyse and improve their performance. From Major League Baseball star pitchers to Golf tour players, athletes use Rapsodo technology to up their game across the world. Trusted by coaches and players from youths to professionals, Rapsodo provides real-time insights for all-time performance. We are innovative, focused and rapidly growing. We are continuously looking for team players who will stop at nothing to deliver state of the art solutions as part of Team Rapsodo.This role requires a highly versatile skill set and you will have opportunities to contribute to all relevant domains. Your responsibilities will include development and enhancing of new and existing products.

Responsibilities:

  • Design, document and develop optimized hardware
  • Testing, bug fixing, improving hardware performance
  • PCB layout and Schematic Capture
  • Create schematic and PCB Library and Bill of Materials
  • Preparing plans and documentation to support product through certification/approval
  • Develop and execute hardware validation plans, test cases, and procedures to ensure compliance with design specifications and industry standards
  • Design and implement test setups, test equipment, and automation frameworks for efficient and accurate validation testing
  • Perform functional and performance testing of hardware components, systems, and subsystems, including but not limited to PCBs, integrated circuits, connectors, and power system.
  • Generate detailed test reports and documentation.
  • Assisting on product issues both during production and in-service

Requirements

  • Bachelor's Degree in Electrical or Electronics Engineering preferred
  • 3 - 5 years of experience in Hardware Design, Validation, & Optimization
  • Proven Experience in High Speed Digital board design with experience in interfacing bus standards like DDR 4/5, LVDS, MIPI, USB, PCIe etc.
  • Analog Circuit Design & Simulation
  • Experience in developing complex CPU and FPGA based systems
  • Experience in Design Tools (Altium Designer, Pads logic and layout, Allegro or OrCAD, Microsoft Office package, JIRA, VHDL, Linux)
  • Strong knowledge of hardware testing methodologies, tools, and equipment
  • Proven experience with lab equipment, such as oscilloscopes, logic analyzers, spectrum analyzers, and signal generators
  • Familiarity with industry standards and protocols, such as MIPI CSI-2, USB, HDMI, LVDS, Ethernet
  • Knowledge of regulatory requirements, compliance testing and certification processes, such as FCC, CE, EMC and Safety.
  • Experience in logic design for FPGA using VHDL/Verilog is a plus
  • Ability to work in a dynamic environment with good communication and interpersonal skills
#J-18808-Ljbffr
This advertiser has chosen not to accept applicants from your region.

Hardware Engineer

Singapore, Singapore ASIA SEARCH PTE. LTD.

Posted 4 days ago

Job Viewed

Tap Again To Close

Job Description

Our client is a leading equipment manufacturer that designs, builds and markets its semiconductor manufacturing equipment used in the production of intergrated circuits which are widely used in industries such as consumer electronics, IT and communications, automotives, aerospace, healthcare and others. Its core capabilities are in providing high-end vision inspection and ultra-precision handling solutions in die-sorting, vision inspection and laser marking requirements. They are hiring for a Hardware Engineer to join their talented team and will like to invite interested canddiates to send your detailed resume to

Hardware Engineer

Responsibilities:

  • Responsible for the design and development of automated visual inspection systems for the Company's full range of semiconductor equipment
  • Perform statistical image analysis to reliably inspect IC devices in real-time, high volume semiconductor production environment
  • Integration and configuration of computer vision hardware like frame grabber, lighting controller and camera

Requirements:

  • Degree or post-graduate degree in Electrical and Electronics Engineering or Computer Science
  • Relevant Computer Vision and Image processing experience (both Hardware and Software)
#J-18808-Ljbffr
This advertiser has chosen not to accept applicants from your region.

Hardware Engineer

Singapore, Singapore Vouch Recruitment

Posted 13 days ago

Job Viewed

Tap Again To Close

Job Description

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from Vouch Recruitment

We are looking for a passionate and hands-on Hardware Engineer on behalf of a client to lead and support the development of innovative medical devices that enhance healthcare delivery. This role covers the full hardware product lifecycle from initial concept and design through to post-launch support and involves close collaboration with cross-functional teams. The ideal candidate will bring strong technical expertise in hardware systems, excellent troubleshooting abilities, and a desire to work on meaningful healthcare technologies in a dynamic, fast-paced environment.

Primary Responsibilities:

  • Manage the full hardware product lifecycle from concept, design, prototyping, and verification to commercialization and post-market support.
  • Collaborate cross-functionally with engineering, design, regulatory, and product teams to ensure seamless integration and delivery.
  • Conduct hardware analysis, testing, and troubleshooting to enhance performance and reliability.
  • Develop and maintain documentation including test plans, technical reports, and compliance records for quality and certification purposes.
  • Contribute to process improvements and best practices in hardware development.
  • Support user acceptance testing and resolve stakeholder technical concerns.
  • Handle additional tasks as assigned in line with medical hardware development responsibilities.

What Am I Looking For:

Qualifications & Experience

  • Bachelor’s degree in Computer Engineering, Electrical Engineering, Mechanical Engineering, or a related discipline.
  • Minimum 1 year of hands-on experience in end-to-end hardware development, ideally in regulated environments.
  • Experience with fluorescence imaging systems and New Product Introduction (NPI) is strongly preferred.

Core Skills & Competencies

  • Strong understanding of hardware components, embedded systems integration, and interfaces (e.g., Wi-Fi, Bluetooth).
  • Familiarity with certification standards, regulatory compliance, and quality assurance in hardware.
  • Excellent problem-solving, testing, and debugging skills.
  • Strong written and verbal communication, with a structured approach to documentation.
  • Ability to work both independently and collaboratively in a fast-paced, innovation-driven environment.
  • A genuine interest in advancing healthcare through technology.

Preferred Skills (Nice to Have)

  • Experience with firmware/software SDKs.
  • Exposure to optics, imaging systems, LiDAR, or Time-of-Flight (ToF) technologies.
  • Understanding of medical device regulations (e.g., IEC 60601) and design control processes.

Click on Apply now to find out more about this opportunity and other available positions.

EA License: 22C1396

EA Personnel: R1551466

Seniority level
  • Seniority level Associate
Employment type
  • Employment type Full-time
Job function
  • Job function Engineering and Research
  • Industries Staffing and Recruiting

Referrals increase your chances of interviewing at Vouch Recruitment by 2x

Sign in to set job alerts for “Hardware Engineer” roles. Autonomous Vehicle Engineer (Electrical & Electronics) Robotics Engineer, Electrical Systems (LS/JT) Principal Manufacturing Engineer, Hardware Engineering Senior Autonomous Vehicle Engineer (Electrical & Electronics) Electrical Engineer (High/Medium Voltage) (R&D) Hardware Senior Engineer / Assistant Manager - JK Manufacturing Engineer (Supplier & Production Coordination) – Electronic Equipment

Pasir Gudang, Johore, Malaysia 10 hours ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr
This advertiser has chosen not to accept applicants from your region.
 

Nearby Locations

Other Jobs Near Me

Industry

  1. request_quote Accounting
  2. work Administrative
  3. eco Agriculture Forestry
  4. smart_toy AI & Emerging Technologies
  5. school Apprenticeships & Trainee
  6. apartment Architecture
  7. palette Arts & Entertainment
  8. directions_car Automotive
  9. flight_takeoff Aviation
  10. account_balance Banking & Finance
  11. local_florist Beauty & Wellness
  12. restaurant Catering
  13. volunteer_activism Charity & Voluntary
  14. science Chemical Engineering
  15. child_friendly Childcare
  16. foundation Civil Engineering
  17. clean_hands Cleaning & Sanitation
  18. diversity_3 Community & Social Care
  19. construction Construction
  20. brush Creative & Digital
  21. currency_bitcoin Crypto & Blockchain
  22. support_agent Customer Service & Helpdesk
  23. medical_services Dental
  24. medical_services Driving & Transport
  25. medical_services E Commerce & Social Media
  26. school Education & Teaching
  27. electrical_services Electrical Engineering
  28. bolt Energy
  29. local_mall Fmcg
  30. gavel Government & Non Profit
  31. emoji_events Graduate
  32. health_and_safety Healthcare
  33. beach_access Hospitality & Tourism
  34. groups Human Resources
  35. precision_manufacturing Industrial Engineering
  36. security Information Security
  37. handyman Installation & Maintenance
  38. policy Insurance
  39. code IT & Software
  40. gavel Legal
  41. sports_soccer Leisure & Sports
  42. inventory_2 Logistics & Warehousing
  43. supervisor_account Management
  44. supervisor_account Management Consultancy
  45. supervisor_account Manufacturing & Production
  46. campaign Marketing
  47. build Mechanical Engineering
  48. perm_media Media & PR
  49. local_hospital Medical
  50. local_hospital Military & Public Safety
  51. local_hospital Mining
  52. medical_services Nursing
  53. local_gas_station Oil & Gas
  54. biotech Pharmaceutical
  55. checklist_rtl Project Management
  56. shopping_bag Purchasing
  57. home_work Real Estate
  58. person_search Recruitment Consultancy
  59. store Retail
  60. point_of_sale Sales
  61. science Scientific Research & Development
  62. wifi Telecoms
  63. psychology Therapy
  64. pets Veterinary
View All Chip Design Jobs